				T		
Ref #	Hits	Search Query	DBs	Default Operat or	Plura Is	Time Stamp
L1	3800	(250/214r).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L2	198	L1 and compa\$6 with reference	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L3	103	L1 and compa\$6 with reference and bias\$4	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L4	22	L1 and compa\$6 with reference and bias\$4 and avalanche	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L5	19	compa\$6 with reference and bias\$4 and avalanche and latch with (flip-flop flip adj flop)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L6	4	compa\$6 with reference and bias\$4 same avalanche and latch with (flip-flop flip adj flop)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L7	228	(250/214ag).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L8	298823 6	compa\$6 reference\$2 and bias\$4 same avalanche and overload\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L9	25	compa\$6 with reference\$2 and bias\$4 same avalanche and overload\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L10	5	("5467242").URPN.	USPAT	OR	OFF	2006/05/22 16:37
L11	5	("3743855" "4525765" "4551779" "4893212" "5200879").PN.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37

			1	ı	r	
L12	52	(361/91.4).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L13	32	compa\$6 same reference\$2 and bias\$4 same avalanche and overload\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L14	7	L13 not L9	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L15	4	compa\$6 same reference\$2 and bias\$4 same avalanche same overload\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L16	7106	compar\$5 same bias\$4 with (detector\$2 diode\$2)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L17	184	compar\$5 same bias\$4 with (detector\$2 diode\$2) and overload same protect\$5	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L18	0	compar\$5 same bias\$4 with (avalanche near5 (detector\$2 diode\$2)) and overload same protect\$5	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L19	0	compar\$5 same bias\$4 with (avalanche and (detector\$2 diode\$2)) and overload same protect\$5	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L20	184	compar\$5 same bias\$4 with (detector\$2 diode\$2) and overload same protect\$5	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L21	2616	(250/214.1).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L22	0	L21 and overload same compar\$5 near5 reference\$2 near2 voltage	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37

		,	,			
L23	0	L21 and overload same compar\$5 near5 reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L24	0	L21 and overload same compar\$5 with reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L25	20	L21 and overload same compar\$5 withreference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L26	20	L21 and (overload over adj load) same compar\$5 withreference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L27	0	L21 and (overload over adj load) same compar\$5 with reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L28	0	L21 and (overload over adj load) same compar\$5 same reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L29	0	L21 and (overload over adj load) and compar\$5 with reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L30	0	L21 and (overload over adj load) and compar\$5 same reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L31	3	L21 and (overload over adj load)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L32	6	"817578"	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L33	47924	microcontroller	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L34	417	microcontroller near5 latch	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L35	83	microcontroller near5 interrupt same delay	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37

		·				
L36	1	microcontroller near5 interrupt same delay and wait near5 (routine protocal)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L37	1	microcontroller near5 interrupt same delay and wait with (routine protocal)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L38	3	microcontroller near5 interrupt same delay and wait same (routine protocal)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L39	2616	(250/214.1).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L40	1254	(398/202-214).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L41	217	L40 and compar\$4 with reference	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L42	2901	(latch switch) with supply with detector	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L43	3	L42 and 398/202.ccls.	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L44	28	L42 and "398"/\$.ccls.	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L45	1	"20020093714"	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L46	3800	(250/214r).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37

		<u></u>				·
L47	0	latch near3 control with voltage near2 source\$1 and L46	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L48	66	latch near3 control\$1 with voltage near2 source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L49	2531	(latch switch) near3 control\$1 with voltage near2 source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L50	6	L49 and L46	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L51	2616	(250/214.1).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L52	1	L49 and L51	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L53	1254	(398/202-214).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L54	1	L49 and L53	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L55	1607	(latch switch) near3 control\$1 with voltage adj source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L56	1585	(switch) near3 control\$1 with voltage adj source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L57	422	(switch) adj control\$1 with voltage adj source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L58	4	(current with sens\$4 with element\$1) same (APD avalanch\$2 adj photo\$1 adj diode\$1)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37

L59	15	(current with sens\$4 with (element\$1 device\$1 monitor\$4)) same (APD avalanch\$2 adj photo\$1 adj diode\$1)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L60	3	(current near2 sens\$4 with (element\$1 device\$1 monitor\$4)) same (APD avalanch\$2 adj photo\$1 adj diode\$1)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L61	3800	(250/214r).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L62	298823 6	compa\$6 reference\$2 and bias\$4 same avalanche and overload\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L63	32	compa\$6 same reference\$2 and bias\$4 same avalanche and overload\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L64	7106	compar\$5 same bias\$4 with (detector\$2 diode\$2)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L65	0	compar\$5 same bias\$4 with (avalanche near5 (detector\$2 diode\$2)) and overload same protect\$5	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L66	0	compar\$5 same bias\$4 with (avalanche and (detector\$2 diode\$2)) and overload same protect\$5	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L67	2616	(250/214.1).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L68	0	L67 and overload same compar\$5 near5 reference\$2 near2 voltage	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37

Page 6

L69	0	L67 and overload same compar\$5 near5 reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L70	0	L67 and overload same compar\$5 with reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L71	20	L67 and (overload over adj load) same compar\$5 withreference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L72	0	L67 and (overload over adj load) same compar\$5 with reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L73	0	L67 and (overload over adj load) same compar\$5 same reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L74	0	L67 and (overload over adj load) and compar\$5 with reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L75	0	L67 and (overload over adj load) and compar\$5 same reference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L76	47924	microcontroller	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L77	417	microcontroller near5 latch	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L78	1	microcontroller near5 interrupt same delay and wait with (routine protocal)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L79	2616	(250/214.1).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L80	1254	(398/202-214).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37

		,				
L81	2901	(latch switch) with supply with detector	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L82	3800	(250/214r).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L83	0	latch near3 control with voltage near2 source\$1 and L82	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L84	2531	(latch switch) near3 control\$1 with voltage near2 source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L85	2616	(250/214.1).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L86	1254	(398/202-214).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L87	1	L84 and L86	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L88	1607	(latch switch) near3 control\$1 with voltage adj source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L89	1585	(switch) near3 control\$1 with voltage adj source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L90	15	(current with sens\$4 with (element\$1 device\$1 monitor\$4)) same (APD avalanch\$2 adj photo\$1 adj diode\$1)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L91	1	microcontroller near5 interrupt same delay and wait near5 (routine protocal)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37

	_			•		
L92	1	"20020093714"	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L93	1	L84 and L85	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L94	103	L61 and compa\$6 with reference and bias\$4	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L95	22	L61 and compa\$6 with reference and bias\$4 and avalanche	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L96	19	compa\$6 with reference and bias\$4 and avalanche and latch with (flip-flop flip adj flop)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L97	4	compa\$6 with reference and bias\$4 same avalanche and latch with (flip-flop flip adj flop)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L98	25	compa\$6 with reference\$2 and bias\$4 same avalanche and overload\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L99	5	("5467242").URPN.	USPAT	OR	OFF	2006/05/22 16:37
L10 0	5	("3743855" "4525765" "4551779" "4893212" "5200879").PN.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L10 1	52	(361/91.4).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L10 2	7	L63 not L98	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L10 3	4	compa\$6 same reference\$2 and bias\$4 same avalanche same overload\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37

					,	
L10 4	20	L67 and overload same compar\$5 withreference\$2	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L10 5	3	L67 and (overload over adj load)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L10 6	6	"817578"	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L10 7	83	microcontroller near5 interrupt same delay	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L10 8	3	microcontroller near5 interrupt same delay and wait same (routine protocal)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L10 9	3	L81 and 398/202.ccls.	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L11 0	28	L81 and "398"/\$.ccls.	US-PGPU B; USPAT	OR	OFF	2006/0 <u>5</u> /22 16:37
L11 1	66	latch near3 control\$1 with voltage near2 source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L11 2	6	L84 and L82	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L11 3	4	(current with sens\$4 with element\$1) same (APD avalanch\$2 adj photo\$1 adj diode\$1)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L11 4	3	(current near2 sens\$4 with (element\$1 device\$1 monitor\$4)) same (APD avalanch\$2 adj photo\$1 adj diode\$1)	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L11 5	198	L61 and compa\$6 with reference	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37

L11 6	184	compar\$5 same bias\$4 with (detector\$2 diode\$2) and overload same protect\$5	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L11 7	184	compar\$5 same bias\$4 with (detector\$2 diode\$2) and overload same protect\$5	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L11 8	228	(250/214ag).CCLS.	US-PGPU B; USPAT; USOCR	OR	OFF	2006/05/22 16:37
L11 9	217	L80 and compar\$4 with reference	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L12 0	422	(switch) adj control\$1 with voltage adj source\$1	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:37
L12 1	200	supply and circuit and bias\$4 and detector and comparator and latch and triggered and disconnect	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:47
L12 2	1	(supply and circuit and bias\$4 and detector and comparator and latch and triggered and disconnect). clm.	US-PGPU B; USPAT	OR	OFF	2006/05/22 16:47